Asic design verification engineer job offers in karnataka

276-300 of 772 jobs

Sort by
Cities
  • Bangalore  688
  • Hubli  9
  • Mangalore  9
  • Shimoga  9
  • Tumkur  9
  • Belgaum  8
  • Davanagere  7
  • Mysore  6
  • Gulbarga  2
Regions
  • Karnataka  772
Profession
  • Design Engineer  263
  • Engineer  204
  • Asic Design Engineer  87
  • Senior Engineer  56
  • It Staff  51
  • Software Engineer  26
  • Designer  16
  • It Hardware  10
  • Product Engineer  8
  • Mechanical Engineer  7
Distance
Company
  • einfochips  29
  • microsoft  22
  • qualcomm  22
  • mirafra technologies  20
  • mediatek  11
  • capgemini  10
  • texas instruments  8
  • nxp semiconductors  6
  • prodapt  6
  • quest global  6
Contract Type
  • Apprenticeship  1
  • Contractor
  • Graduate  2
  • Permanent  2
  • Temporary
  • Volunteer
Working hours
  • Full Time  201
  • Part Time
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Last day  223
  • Within the last 7 days  540
  • Sr. Silicon Design Engineer

    Confidential Bangalore, Karnataka

    THE ROLE: As a member of the AECG Custom ASIC Group, you will help bring to life cutting-edge designs. As a member of the physical integration and...
    Gross/year: ₹ 8.5 lakhs
    30+ days ago in Monster

    Report
  • Sr. Design Engineer

    Confidential Bangalore, Karnataka

    Job Summary Position. 2 Location. Bangalore Job Description: Development and support of ASIC tech files and development of ASIC flows/methodologies. Enabling...
    Gross/year: ₹ 8 lakhs
    30+ days ago in Monster

    Report
  • RTL Design Engineer

    Confidential Bangalore, Karnataka

    Good understanding of the ASIC flow and digital concepts RTL Designing knowledge with Verilog or System Verilog. Hands on experience in RTL integration Good...
    Gross/year: ₹ 6 lakhs
    30+ days ago in Monster

    Report
  • Lead Design Engineer

    Confidential Bangalore, Karnataka

    ...PG: M. Tech in Electronics/Telecommunication Key Skills Design verification Release engineering ASIC Usage VLSI System verilog PCIE RTL UVM Scripting
    Gross/year: ₹ 10 lakhs
    30+ days ago in Monster

    Report
  • Manager, DFT

    new MediaTek Bangalore, Karnataka

    ...Responsible for implementing the hardware Memory BIST (MBIST) features that support ATE, in-system test, debug and diagnostics needs of the memories in design...
    1 day ago in Talent.com

    Report
  • Lead Design Engineer

    Confidential Bangalore, Karnataka

    ...PG: Any Postgraduate Key Skills ASIC Timing closure static timing analysis Digital design SOC Debugging Physical verification Silicon RTL Physical design
    Gross/year: ₹ 8 lakhs
    30+ days ago in Monster

    Report
  • Senior Design Engineer

    Confidential Bangalore, Karnataka

    Job description In this position, the candidate will be responsible for design of soft IP cores for Intel's next generation chips (including SOCs) for the...
    Gross/year: ₹ 24.5 lakhs
    30+ days ago in Monster

    Report
  • Analog design, Senior Engineer

    Confidential Bangalore, Karnataka

    We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content Join us to transform...
    Gross/year: ₹ 9 lakhs
    30+ days ago in Monster

    Report
  • Sr. Silicon Design Engineer

    Confidential Bangalore, Karnataka

    The Role We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a...
    Gross/year: ₹ 6 lakhs
    30+ days ago in Monster

    Report
  • CPU Physical Design Engineer

    Confidential Bangalore, Karnataka

    ...Clock Tree Implementation Techniques for High Speed Design Implementation are required Exposure to Constraint management tool and Verilog coding experience
    Gross/year: ₹ 7 lakhs
    30+ days ago in Monster

    Report
  • CPU/GPU Performance Modelling

    new Advanced Micro Devices Bangalore, Karnataka

    ...excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ SOC PERFORMANCE MODELING ENGINEER...
    6 h 35 minutes ago in Talent.com

    Report
  • SMTS Silicon Design Engineer

    Confidential Bangalore, Karnataka

    THE ROLE: The focus of this role in the AECG ASIC organization is to play a key role in driving project success across architecture, design, verification...
    Gross/year: ₹ 21 lakhs
    30+ days ago in Monster

    Report
  • SMTS Silicon Design Engineer

    Confidential Bangalore, Karnataka

    ...verification, or other related domains. Industry experience is preferred. ACADEMIC CREDENTIALS: Bachelor's or master's degree in Electronics or Electrical...
    Gross/year: ₹ 11.5 lakhs
    30+ days ago in Monster

    Report
  • Senior Analog Design Engineer

    Confidential Bangalore, Karnataka

    We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content Join us to transform...
    Gross/year: ₹ 9 lakhs
    30+ days ago in Monster

    Report
  • SMTS Silicon Design Engineer

    Confidential Bangalore, Karnataka

    THE ROLE: The focus of this role in the AECG ASIC organization is to lead physical design for next generation ASICs that meet Engineering, Business and...
    Gross/year: ₹ 7 lakhs
    30+ days ago in Monster

    Report
  • Physical Design Engineer

    Confidential Bangalore, Karnataka

    ...Engineer Industry Type: Electronic Components / Semiconductors Department: Engineering. Hardware & Networks Employment Type: Full Time, Permanent Role...
    Gross/year: ₹ 15 lakhs
    30+ days ago in Monster

    Report
  • Synthesis and Static Timing Analysis - Staff Design...

    Eteros Technologies Davanagere, Karnataka  +78 locations

    ...in ASIC timing constraints generation and timing closure. Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good
    12 days ago in Talent.com

    Report
  • Sr Principal Design Engineer

    Confidential Bangalore, Karnataka

    ...Time, Permanent Role Category: Hardware Education UG: Any Graduate PG: Any Postgraduate Key Skills ASIC JTAG DFT SOC RTL coding Verilog atpg Perl IEEE Python
    Gross/year: ₹ 15 lakhs
    30+ days ago in Monster

    Report
  • MTS Silicon Design Engineer

    Confidential Bangalore, Karnataka  +1 Location

    ...use cases Estimate the time required to write the new feature tests and any required changes to the test environment Build the directed and random verification...
    Gross/year: ₹ 10 lakhs
    30+ days ago in Monster

    Report
  • MTS Silicon Design Engineer

    Confidential Bangalore, Karnataka  +1 Location

    THE ROLE: The focus of this role is to plan, build, and execute the verification of new and existing features for AMD's graphics processor IP, resulting in...
    Gross/year: ₹ 8 lakhs
    30+ days ago in Monster

    Report
  • MTS Silicon Design Engineer

    Confidential Bangalore, Karnataka

    The focus of this role is to plan, build, and execute the verification of new and existing features for AMD s graphics processor IP, resulting in no bugs in...
    Gross/year: ₹ 15 lakhs
    30+ days ago in Monster

    Report
  • MTS Silicon Design Engineer

    Confidential Bangalore, Karnataka  +1 Location

    THE ROLE: The focus of this role is to plan, build, and execute the verification of new and existing features for AMD's graphics processor IP, resulting in...
    Gross/year: ₹ 10 lakhs
    30+ days ago in Monster

    Report
  • Synthesis and Static Timing Analysis - Staff Design...

    Eteros Technologies Mysore, Karnataka  +78 locations

    ...in ASIC timing constraints generation and timing closure. Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good
    17 days ago in Talent.com

    Report
  • Principal Design Engineer

    Confidential Bangalore, Karnataka

    ...design-verification: Test-plan creation/execution Test-bench (all components) creation / enhancement / maintenance code/functional coverage Will be involved...
    Gross/year: ₹ 12 lakhs
    30+ days ago in Monster

    Report
  • IP Logic Design Engineer

    Confidential Bangalore, Karnataka

    ...design-for-test, design-for-verification. Experienced in EDA tools & flows such as Spyglass VCLINT, VCLP, VC-CDC, SG-DFT, Design Complier, Calibre, Fishtail,
    Gross/year: ₹ 10 lakhs
    30+ days ago in Monster

    Report
X

Get notified when we have new listings available for asic design verification engineer state of karnataka

x
Receive the latest job offers by email

« Previous 9 10 11 12 13 14 15 Next »

Asic design verification engineer job offers in karnataka

Receive alerts for this search

We use cookies to personalize your experience. If that’s okay, just keep browsing. More info

Get notified when we have new listings available for asic design verification engineer state of karnataka