Chip design job offers in andhra pradesh
626-650 of 660 jobs
- Hyderabad 297
- Cuddapah 30
- Kurnool 30
- Vijayawada 30
- Visakhapatnam 30
- Guntur 29
- Kakinada 29
- Nellore 29
- Rajahmundry 29
- Eluru 27
- Andhra Pradesh 660
- Design Engineer 258
- Engineer 102
- Designer 87
- Architect 22
- Senior Engineer 22
- Asic Design Engineer 17
- Hardware Engineer 17
- Chief Marketing Officer 15
- Software Engineer 9
- Design Manager 4
- einfochips 119
- microchip technology 27
- cyient 7
- rivi consulting group 6
- sevya multimedia 6
- prodapt 4
- qualcomm 3
- nxp semiconductors 2
- sandisk 2
- cadence design systems 1
- Apprenticeship
- Contractor
- Graduate
- Permanent 9
- Temporary
- Volunteer
- Full Time 147
- Part Time
- Last day 377
- Within the last 7 days 533
-
Embedded Developer (Hyderabad)
Meslova Systems Hyderabad, Andhra Pradesh
...to execute complete embedded software development lifecycle. The goal is to create scalable and optimized Embedded solutions. Responsibilities. Design...
2 days ago in Kitjob_inReport -
Senior SOC Verification Engineer (Rajahmundry)
new Prodapt Rajahmundry, Andhra Pradesh
...SoC Verification Engineer to join our team and work on next-generation semiconductor designs. You will be responsible for verifying complex System-on-Chip...
21 h 37 minutes ago in Kitjob_inReport -
Senior SOC Verification Engineer (Anantapur)
new Prodapt Anantapur, Andhra Pradesh
...SoC Verification Engineer to join our team and work on next-generation semiconductor designs. You will be responsible for verifying complex System-on-Chip...
21 h 30 minutes ago in Kitjob_inReport -
Senior SOC Verification Engineer (Guntur)
new Prodapt Guntur, Andhra Pradesh +6 locations
...SoC Verification Engineer to join our team and work on next-generation semiconductor designs. You will be responsible for verifying complex System-on-Chip...
21 h 49 minutes ago in Kitjob_inReport -
Senior SOC Verification Engineer (Hyderabad)
new Prodapt Hyderabad, Andhra Pradesh
...SoC Verification Engineer to join our team and work on next-generation semiconductor designs. You will be responsible for verifying complex System-on-Chip...
21 h 39 minutes ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Secunderabad, Hyderabad, Andhra Pradesh
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Guntur, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Kakinada, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Nellore, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Eluru, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Hyderabad, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Anantapur, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Kurnool, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Tirupati, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Cuddapah, Andhra Pradesh +81 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Vizianagaram, Andhra Pradesh +4 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Vijayawada, Andhra Pradesh +4 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Visakhapatnam, Andhra Pradesh +4 locations
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Rajahmundry, Andhra Pradesh
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
Principal IC Modeling Engineer – CMOS / FPGA Fabric Modeling
Lattice Semiconductor Srikakulam, Andhra Pradesh +1 Location
...architectural analysis. Exposure to test‑chip bring‑up, silicon debug, and architecture correlation. Advanced degree (MEng/PhD) in Electrical, Electronics, or
2 days ago in Kitjob_inReport -
SoC/IP Verification Lead Engineer (Hyderabad)
new AMD Hyderabad, Andhra Pradesh
...Credentials*. Bs/ms ee, ce, or cs. 11+ years of design verification experience. OOP coding experience (System Verilog, SpecmanE or C+) and SV Assertions.
1 day ago in Kitjob_inReport -
SerDes IP (Hyderabad)
new Recognized Hyderabad, Andhra Pradesh
...design requirements efficiently, reducing development cycles and time-to-market. Enhancing Synopsys’ reputation for quality, reliability, and innovation in...
1 day ago in Kitjob_inReport -
ESD Engineer (Hyderabad)
new Important Business Hyderabad, Andhra Pradesh
...ESD properties and develop ESD/Latch-up design rules for critical ESD circuits. Strong oral and written communication skills are required to provide ESD
1 day ago in Kitjob_inReport -
[India] RTL Integration (Frontend) Engineer (Hyderabad)
Edgecortix Hyderabad, Andhra Pradesh
Introduction We are seeking a highly motivated Front-End Design Engineer (RTL Integration) to join our Artificial Intelligence Hardware Team at EdgeCortix...
2 days ago in Kitjob_inReport -
Java Consultant-Reputed Online Payment industry-Hyderabad, T
new SEVEN CONSULTANCY Hyderabad, Andhra Pradesh
Job details 1) Building high quality payment processing solutions. 2) Assists in defining the key elements / design necessary for successfully managing...
1 day ago in Kitjob_inReport
Receive alerts for this search