Chip design job offers in haryana
101-110 of 110 jobs
- Faridabad 30
- Panchkula 30
- Panipat 28
- Gurgaon 20
- Haryana 110
- Design Engineer 42
- Designer 26
- Engineer 14
- Business Development Manager 1
- C Developer 1
- Hardware Engineer 1
- Manager 1
- Senior Associate 1
- Senior Engineer 1
- Senior Mechanical Engineer 1
- einfochips 27
- bechtel corporation 2
- siemens 2
- pepsico 1
- Apprenticeship
- Contractor
- Graduate
- Permanent
- Temporary
- Volunteer
- Full Time 6
- Part Time
- Last day 42
- Within the last 7 days 80
-
Principal Physical Design Engineer Floorplan & PDN...
new EnCharge AI Panipat, Haryana +82 locations
Location: Bangalore (Hybrid-2 days office/3 days-home) -Remote (any where in India) Principal Physical Design Engineer Floorplan & PDN Bangalore EnCharge AI...
18 h 13 minutes ago in Kitjob_inReport -
Senior lead (Panchkula)
new TESSOLVE Panchkula, Haryana
Job Type: Full-time Physical Design /Location: Bangalore/CoimbatoreTypical QualificationB. E/b. Tech/M. Tech in ECE/EEEStrong timing fundamentals4+years'...
18 h 25 minutes ago in Kitjob_inReport -
STA Engineer (Panchkula)
new HCLTech Panchkula, Haryana
An STA (Static Timing Analysis) Engineer is a critical specialist in the semiconductor design lifecycle, primarily responsible for timing sign-off and...
1 day ago in Kitjob_inReport -
STA Engineer (Faridabad)
new HCLTech Faridabad, Haryana
An STA (Static Timing Analysis) Engineer is a critical specialist in the semiconductor design lifecycle, primarily responsible for timing sign-off and...
1 day ago in Kitjob_inReport -
ASIC SOC Verification (Panchkula)
new eInfochips Panchkula, Haryana
...to 15 YearsEngineers/ Senior Engineers: 4 to 10 yearsWhat We Offer: A Fortune 109 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip...
1 day ago in Kitjob_inReport -
Asic Soc Verification (Panipat)
new eInfochips Panipat, Haryana
...Years Engineers/ Senior Engineers: 4 to 10 years What We Offer: A Fortune 109 Employer Brand Best In Class Employee Welfare Practices Cutting Edge, Full Chip...
1 day ago in Kitjob_inReport -
ASIC SOC Verification (Faridabad)
new eInfochips Faridabad, Haryana +1 Location
...Years Engineers/ Senior Engineers: 4 to 10 years What We Offer: A Fortune 109 Employer Brand. Best In Class Employee Welfare Practices. Cutting Edge, Full Chip...
1 day ago in Kitjob_inReport -
ASIC SOC Verification (Panipat)
new eInfochips Panipat, Haryana
...to 15 YearsEngineers/ Senior Engineers: 4 to 10 yearsWhat We Offer: A Fortune 109 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip...
1 day ago in Kitjob_inReport -
Principal Engineer (C+/Ds/Algorithm) (Faridabad)
new siemens Faridabad, Haryana
Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly...
1 day ago in Kitjob_inReport -
Principal Engineer (Faridabad)
new siemens Faridabad, Haryana
Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly...
1 day ago in Kitjob_inReport
« Previous 2 3 4 5
Receive alerts for this search