Dft engineer job offers in vizianagaram, andhra pradesh
1-7 of 7 jobs
- Vizianagaram 7
- Andhra Pradesh 7
- Engineer 4
- Design Engineer 3
- einfochips 1
- mirafra technologies 1
- Apprenticeship
- Contractor
- Graduate
- Permanent
- Temporary
- Volunteer
- Full Time
- Part Time
- Last day 5
- Within the last 7 days 6
-
Lead DFT Engineer
new ACL Digital Vizianagaram, Andhra Pradesh +103 locations
Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We...
1 day ago in Talent.comReport -
Lead DFT Engineer
ACL Digital Vizianagaram, Andhra Pradesh +105 locations
Job Title: Lead DFT EngineerExperience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC DesignJob Summary: We...
3 days ago in WhatjobsReport -
Lead DFT Engineer
ACL Digital Vizianagaram, Andhra Pradesh
Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We...
30+ days ago in JobrapidoReport -
Principal DFT Engineer (Vizianagaram)
new Mulya Technologies Vizianagaram, Andhra Pradesh
...with: Scan and Scan Compression (IP & SoC level). ATPG (Stuck-at, At-Speed, Transition, Path-Delay). Fault coverage analysis. Expertise in EDA DFT tools
1 day ago in Kitjob_inReport -
DFT Design Engineer (Vizianagaram)
new Mirafra Technologies Vizianagaram, Andhra Pradesh
...Notice period. 0 to 30 days Location and Experience. Bangalore. 3+ years | Hyderabad. 5+ years | Chennai. 3+ years Please find the Job Description Below: DFT...
1 day ago in Kitjob_inReport -
Principal Design Engineer (Vizianagaram)
new Cadence Vizianagaram, Andhra Pradesh
...DFT, lint, CDC, LEC etc. O Familiarity with Power Flow (UPF/CPF). O Experience with functional simulation using Verilog/System Verilog and ability to debug...
1 day ago in Kitjob_inReport -
Lead Design Verification Engineer (Vizianagaram)
new eInfochips Vizianagaram, Andhra Pradesh
...engineers. Drive testbench development using SystemVerilog, UVM. Own functional, code, and assertion coverage closure. Collaborate closely with design, DFT...
1 day ago in Kitjob_inReport
Receive alerts for this search