Fpga validation engineer job offers in pune, maharashtra
1-9 of 9 jobs
- Pune 9
- Maharashtra 9
- Design Engineer 3
- Senior Engineer 1
- Senior Software Developer 1
- Software Engineer 1
- Validation Engineer 1
- einfochips 2
- Apprenticeship
- Contractor
- Graduate
- Permanent
- Temporary
- Volunteer
- Full Time 4
- Part Time
- Last day 1
- Within the last 7 days 4
-
Senior Engineer_FPGA
eInfochips Pune, Maharashtra
Job Title: Senior Engineer. FPGA Location: Ahmedabad, Pune, Bangalore Experience level: 5+ Years In depth knowledge with VHDL/Verilog/System Verilog, RTL...
22 days ago in JobrapidoReport -
Fpga Design Engineer
Confidential Pune, Maharashtra
In-depth knowledge of VHDL, Verilog, SystemVerilog, Embedded C, RTL, and FPGA architecture. Proficient in FPGA development flow including logic design, place...
Gross/year: ₹ 6 lakhs
30+ days ago in Monster India PREMIUMReport -
Silicon Validation Engineer 3
new Lattice Semiconductor Pune, Maharashtra
...validation, debug to asses IP functionality/performance. Characterizing data sheet parameters. Analyzing the measured data with statistical view. Data sheet...
1 day ago in Talent.comReport -
Engineer / Senior Engineer / Technical Lead (FPGA)
Confidential Pune, Maharashtra
Position: Engineer / Senior Engineer / Technical Lead (FPGA) Job Description: What Youll Be Doing Use of hardware such as oscillator and logic analyzers for...
Gross/year: ₹ 20 lakhs
30+ days ago in MonsterReport -
Senior Digital Design Engineer
new Espressif Systems Pune, Maharashtra
...Lint/CDC/LEC/DFT/Low-Power analysisModule level synthesis and timing constraintsMust have worked on ARM/RISC-V CPU based designsFamiliarity with FPGA/Silicon...
1 day ago in WhatjobsReport -
Senior Engineer I - Software
Confidential Pune, Maharashtra
...validation and developing tests and debug tools Knowledge of peripherals/protocols such as 1G/10G Ethernet, DDR, I2C, SPI/QSPI, PCIe, USB, NVME, etc. Bring...
30+ days ago in MonsterReport -
PHY Software Engineer
Confidential Pune, Maharashtra
...validation Calibration procedures for multi-antenna based systems Advanced array signal processing techniques, such as beam-forming and MIMO Adaptive...
30+ days ago in MonsterReport -
(N536) Senior Digital Design Engineer
Espressif Systems Pune, Maharashtra
...analysis Module level synthesis and timing constraints Must have worked on ARM/RISC-V CPU based designs Familiarity with FPGA/Silicon...
2 days ago in Kitjob_inReport -
SC-272 Senior Engineer_FPGA
eInfochips Pune, Maharashtra
Job Title: Senior Engineer. FPGA Location: Ahmedabad, Pune, Bangalore Experience level: 5+ Years In depth knowledge with VHDL/Verilog/System Verilog, RTL...
2 days ago in Kitjob_inReport
Receive alerts for this search