Senior fpga validation engineer job offers in pune, maharashtra
1-11 of 11 jobs
- Pune 11
- Maharashtra 11
- Senior Engineer 5
- Design Engineer 3
- Hardware Engineer 1
- Senior Software Developer 1
- einfochips 2
- seagate 1
- Apprenticeship
- Contractor
- Graduate
- Permanent 2
- Temporary
- Volunteer
- Full Time 5
- Part Time
- Last day 2
- Within the last 7 days 8
-
Senior digital design engineer
Espressif Systems Pune, Maharashtra
...analysis Module level synthesis and timing constraints Must have worked on ARM/RISC-V CPU based designs Familiarity with FPGA/Silicon...
19 days ago in Labor24Report -
Senior engineer_fpga
eInfochips Pune, Maharashtra
Job Title: Senior Engineer. FPGALocation: Ahmedabad, Pune, Bangalore Experience level: 5+ Years In depth knowledge with VHDL/Verilog/System Verilog, RTL...
Gross/year: ₹ 6.90 lakhs
19 days ago in Labor24Report -
Senior FPGA Engineer
Black Box Pune, Maharashtra
We have Openings for Senior FPGA Engineer professionals at Bangalore location Total Experience: 5+ yrs Role: Senior FPGA Engineer Salary: Case to case basis...
5 days ago in Talent.comReport -
Senior FPGA Engineer
new Black Box Pune, Maharashtra +84 locations
We have Openings for Senior FPGA Engineer professionals at Bangalore location Total Experience: 5+ yrs Role: Senior FPGA Engineer Salary: Case to case basis...
1 day ago in WhatjobsReport -
Engineer / Senior Engineer / Technical Lead (FPGA)
Confidential Pune, Maharashtra
Position: Engineer / Senior Engineer / Technical Lead (FPGA) Job Description: What Youll Be Doing Use of hardware such as oscillator and logic analyzers for...
Gross/year: ₹ 20 lakhs
6 days ago in MonsterReport -
Engineer/Senior Engineer/Technical Lead (FPGA)
new eInfochips Pune, Maharashtra
Description: Key Responsibilities Responsible for design and development of FPGA RTL with Verilog/VHDL To Analyse domain specific technical or low-level...
19 h 55 minutes ago in Talent.comReport -
Senior Digital Design Engineer
Espressif Systems Pune, Maharashtra
...analysis Module level synthesis and timing constraints Must have worked on ARM/RISC-V CPU based designs Familiarity with FPGA/Silicon...
3 days ago in WhatjobsReport -
Sr Engineer - Hardware Engineering
new seagate Pune, Maharashtra
...Potentially explore new mechanisms in electronic hardware modeling and realization for these areas. Design, assembly, oversee fabrication, testing, validation...
19 h 54 minutes ago in Talent.comReport -
Senior Engineer I - Software
Confidential Pune, Maharashtra
...validation and developing tests and debug tools Knowledge of peripherals/protocols such as 1G/10G Ethernet, DDR, I2C, SPI/QSPI, PCIe, USB, NVME, etc. Bring...
8 days ago in MonsterReport -
Senior FPGA Engineer (ATA-457)
Black Box Pune, Maharashtra
We have Openings for Senior FPGA Engineer professionals at Bangalore locationTotal Experience: 5+ yrsRole: Senior FPGA EngineerSalary: Case to case...
5 days ago in Kitjob_inReport -
Immediate Start: Senior Digital Design Engineer [XV-638]
Espressif Systems Pune, Maharashtra
...analysis. Module level synthesis and timing constraints. Must have worked on ARM/RISC-V CPU based designs. Familiarity with FPGA/Silicon...
5 days ago in Kitjob_inReport
Receive alerts for this search