Verification engineer job offers in maharashtra
101-125 of 1,392 jobs
- Pune 391
- Mumbai 204
- Navi Mumbai 93
- Nagpur 91
- Nashik 84
- Amravati 78
- Thane 76
- Sangli 72
- Kolhapur 70
- Solapur 70
- Maharashtra 1,392
- Engineer 360
- Design Engineer 350
- Developer 58
- Qa Engineer 46
- Senior Engineer 41
- Software Engineer 40
- Cad Technician 30
- Test Engineer 26
- Senior Software Developer 24
- Python 22
- cyient 49
- einfochips 32
- sevya multimedia 27
- persistent systems 24
- tvs infotech 17
- cadence design systems 15
- tata consultancy services 15
- coreel technologies 13
- tata technologies 10
- cummins india 5
- Apprenticeship
- Contractor
- Graduate 1
- Permanent 43
- Temporary
- Volunteer
- Full Time 168
- Part Time
- Last day 148
- Within the last 7 days 1,007
-
Senior Design Verification Engineer
new VeriFast Technologies Pune, Maharashtra
Verifast Technologies is expanding. We are hiring Sr. Design Verification Engineers in Pune with min. 5+ to 8+ years of design verification experience with...
1 day ago in WhatjobsReport -
Design Verification Engineer
new Advent Global Solutions Pune, Maharashtra +14 locations
Analog/ Mixed Signal Verification Engineer: Base Location: Hyderabad (1st Priority), Bangalore & PuneExp Range: 2-12 YearsBudget: Open for DiscussionKey...
1 day ago in WhatjobsReport -
ASIC Verification, Staff Engineer (Pune OR Bangalore)
Confidential Pune, Maharashtra
...and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification...
3 days ago in MonsterReport -
Design Verification Engineer
new Advent Global Solutions Mumbai, Maharashtra +14 locations
Analog/ Mixed Signal Verification Engineer: Base Location: Hyderabad (1st Priority), Bangalore & PuneExp Range: 2-12 YearsBudget: Open for DiscussionKey...
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Amravati, Maharashtra +14 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
16 h 22 minutes ago in Talent.comReport -
Verification lead design Engineer
new cadence design systems Amravati, Maharashtra
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Sangli, Maharashtra
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Mumbai, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Principal Design Verification Engineer (Switching, Data...
Mulya Technologies Thane, Maharashtra
Principal Design Verification Engineer (India) Bangalore (Hybrid) / Hyderabad (Hybrid) /Remote (Any where in India) Principal Design Verification Engineer...
6 days ago in JobrapidoReport -
Verification lead design Engineer
new cadence design systems Aurangabad, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
CPU Design Verification Engineer
new Tenstorrent Kolhapur, Maharashtra +17 locations
...curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. CPU Test Bench DV Engineer...
16 h 25 minutes ago in Talent.comReport -
Verification lead design Engineer
new cadence design systems Thane, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Nashik, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Solapur, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Principal Design Verification Engineer (DDR7 / DDR6 / DDR5...
Mulya Technologies Thane, Maharashtra
Principal Design Verification Engineer (India) Bangalore (Hybrid) / Hyderabad (Hybrid) / Remote (any where in India) Principal Design Verification Engineer...
6 days ago in JobrapidoReport -
Verification lead design Engineer
new cadence design systems Navi Mumbai, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
CPU Design Verification Engineer
new Tenstorrent Mumbai, Maharashtra +17 locations
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefinin
16 h 21 minutes ago in Talent.comReport -
Verification lead design Engineer
new cadence design systems Nagpur, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Dombivli, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Verification lead design Engineer
new cadence design systems Kolhapur, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
Principal Design Verification Engineer (DDR7 / DDR6 / DDR5...
Mulya Technologies Dombivli, Maharashtra
Principal Design Verification Engineer (India) Bangalore (Hybrid) / Hyderabad (Hybrid) / Remote (any where in India) Principal Design Verification Engineer...
6 days ago in JobrapidoReport -
Verification lead design Engineer
new cadence design systems Pune, Maharashtra +90 locations
...and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
1 day ago in WhatjobsReport -
CPU Design Verification Engineer
new Tenstorrent Nagpur, Maharashtra +17 locations
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefinin
16 h 30 minutes ago in Talent.comReport -
CPU Design Verification Engineer
new Tenstorrent Kolhapur, Maharashtra
...curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. CPU Test Bench DV Engineer...
1 day ago in WhatjobsReport -
CPU Design Verification Engineer
new Tenstorrent Nagpur, Maharashtra
...curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. CPU Test Bench DV Engineer...
1 day ago in WhatjobsReport
Receive alerts for this search