Verilog director job offers in hyderabad, andhra pradesh
1-9 of 9 jobs
- Hyderabad 9
- Andhra Pradesh 9
- Director 3
- Asic Design Engineer 2
- Technical Director 2
- Design Engineer 1
- Apprenticeship
- Contractor
- Graduate
- Permanent
- Temporary
- Volunteer
- Full Time 1
- Part Time
- Last day 1
- Within the last 7 days 8
-
SoC Director
Mulya Technologies Hyderabad, Andhra Pradesh
SoC Director HyderabadFounded by highly respected Silicon Valley veterans. With its design centers established in Santa Clara, California. Hyderabad/...
4 days ago in WhatjobsReport -
Senior Staff ASIC Design Engineer
Axiado Corporation Hyderabad, Andhra Pradesh +1 Location
...Verilog and SoC integrationGood understanding of assertions, coverage analysis, RTL synthesis, and timing closure; Should have worked on interface protocols...
4 days ago in WhatjobsReport -
SoC Lead
Hyderabad, Andhra Pradesh
Job Description We are seeking a highly experienced SoC Lead/Manager/Director with strong expertise in RTL and CXL to drive the architecture and development...
Gross/year: ₹ 20 lakhs
27 days ago in MonsterReport -
Soc Director Hyderabad
Mulya Technologies Hyderabad, Andhra Pradesh
SoC Director Hyderabad Founded by highly respected Silicon Valley veterans. With its design centers established in Santa Clara, California. Hyderabad/...
3 days ago in Kitjob_inReport -
SoC Director (Hyderabad)
new Mulya Technologies Hyderabad, Andhra Pradesh
SoC Director Hyderabad Founded by highly respected Silicon Valley veterans. With its design centers established in Santa Clara, California. Hyderabad/...
1 day ago in Kitjob_inReport -
Technical DIrector Logic Design (Secunderabad)
Mulya Technologies Secunderabad, Hyderabad, Andhra Pradesh
...Verilog. Experience with EDA tools for simulation, synthesis, and timing analysis and logic equivalence check. Knowledge of High speed protocols is plus...
4 days ago in Kitjob_inReport -
Technical DIrector Logic Design (Hyderabad)
Mulya Technologies Hyderabad, Andhra Pradesh
...Verilog. Experience with EDA tools for simulation, synthesis, and timing analysis and logic equivalence check. Knowledge of High speed protocols is plus...
4 days ago in Kitjob_inReport -
Principal/Senior Design Verification Engineer (Secunderabad)
Tsavorite Scalable Intelligence Secunderabad, Hyderabad, Andhra Pradesh
...SoCs, and work on industry-standard verification methodologies like UVM, Portable Stimulus, and Formal verification flows. You will report to the Director...
4 days ago in Kitjob_inReport -
ASIC Design Engineer (Hyderabad)
Axiado Hyderabad, Andhra Pradesh
...Verilog and SoC integration. Good understanding of assertions, coverage analysis, RTL synthesis, and timing closure; Should have worked on interface...
2 days ago in Kitjob_inReport
Receive alerts for this search