Vlsi design job offers in mumbai, maharashtra
1-23 of 23 jobs
- Mumbai 23
- Maharashtra 23
- Engineer 8
- Design Engineer 4
- Electrical Specialist 1
- Internship 1
- Trainer 1
- Apprenticeship
- Contractor
- Graduate
- Permanent 1
- Temporary
- Volunteer
- Full Time 3
- Part Time
- Last day 12
- Within the last 7 days 19
-
Vlsi- dft- atpg lead
new HCLTech Mumbai, Maharashtra +108 locations
...of DFT methodologies and the ability to independently implement and optimize DFT strategies. You will be responsible for collaborating with design...
16 h 37 minutes ago in Talent.comReport -
RTL Design Engineer
new Quess Corp Mumbai, Maharashtra +107 locations
Job Title: RTL Design Engineer Work Location: Hyderabad Experience: 5 Years Notice Period: Immediate (15 Days Max) RTL Quality Check Perform RTL quality...
1 day ago in Talent.comReport -
Chip Lead
new SiliconAuto India Mumbai, Maharashtra +107 locations
...(STA) and power-performance-area (PPA) optimization UPF/CPF for low-power design Familiarity with design for manufacturability, test (DFT), and silicon debug.
1 day ago in Talent.comReport -
AI ML Engineer
new MaximaTek Mumbai, Maharashtra +107 locations
...Design Engineer SAP Analyst Supply Chain Analyst Clinical Informatics Specialist What We Offer Targeted Placement: Strategic, high-volume promotion of your...
10 h 52 minutes ago in Talent.comReport -
Vlsi- dft- atpg lead
new HCLTech Mumbai, Maharashtra +105 locations
...of DFT methodologies and the ability to independently implement and optimize DFT strategies. You will be responsible for collaborating with design...
20 h 28 minutes ago in WhatjobsReport -
Vlsi- dft- atpg lead
HCLTech Mumbai, Maharashtra
...of DFT methodologies and the ability to independently implement and optimize DFT strategies. You will be responsible for collaborating with design...
30+ days ago in JobrapidoReport -
Lead DFT Engineer
new ACL Digital Mumbai, Maharashtra +108 locations
Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We...
1 day ago in Talent.comReport -
Staff ASIC Engineer
new ScaleFlux Mumbai, Maharashtra +107 locations
...design teams to ensure power goals are met Perform power analysis at RTL, gate-level, and post-layout stages Optimize clock gating, power gating, DVFS, and...
1 day ago in Talent.comReport -
RTL Design Engineer
Quess Corp Mumbai, Maharashtra
Job Title: RTL Design Engineer Work Location: Hyderabad Experience: 5 Years Notice Period: Immediate (15 Days Max) RTL Quality Check Perform RTL quality...
3 days ago in JobrapidoReport -
RTL Design Engineer
new Quess Corp Mumbai, Maharashtra +106 locations
Job Title: RTL Design EngineerWork Location: HyderabadExperience: 5 YearsNotice Period: Immediate (15 Days Max) RTL Quality CheckPerform RTL quality checks...
1 day ago in WhatjobsReport -
Chip Lead
SiliconAuto India Mumbai, Maharashtra
...(STA) and power-performance-area (PPA) optimization UPF/CPF for low-power design Familiarity with design for manufacturability, test (DFT), and silicon debug.
3 days ago in JobrapidoReport -
Chip Lead
new SiliconAuto India Mumbai, Maharashtra +80 locations
...(STA) and power-performance-area (PPA) optimizationUPF/CPF for low-power designFamiliarity with design for manufacturability, test (DFT), and silicon debug.
1 day ago in WhatjobsReport -
Lead DFT Engineer
ACL Digital Mumbai, Maharashtra +105 locations
...design, STA, and synthesis flows. Proficient in scripting languages (Python, Perl, Tcl) for flow automation. Deep understanding of silicon test challenges...
4 days ago in WhatjobsReport -
Electrical Engineering - AI Data Trainer
Confidential Mumbai, Maharashtra
...AI Data Trainer Type: Hourly Contract Compensation: $35–$60 /hour Location: Remote Commitment: 10–40 hours/week What You'll Do Develop Complex Problems: Design...
7 days ago in MonsterReport -
Staff ASIC Engineer
ScaleFlux Mumbai, Maharashtra
...design teams to ensure power goals are met Perform power analysis at RTL, gate-level, and post-layout stages Optimize clock gating, power gating, DVFS, and...
3 days ago in JobrapidoReport -
Electrical Engineering Expert - AI Content Specialist
Confidential Mumbai, Maharashtra
...Specialist Type: Hourly Contract Compensation: $35–$60 /hour Location: Remote Commitment: 10–40 hours/week What You'll Do Develop Complex Problems: Design...
4 days ago in MonsterReport -
Electronics And Computer Science Internship in Mumbai at 1ac
1accord Mumbai, Maharashtra
...is a prominent company that offers all-around solutions for various mechatronics and automation requirements all over India. We use techniques of design...
25 days ago in InternshalaReport -
AI ML Engineer
MaximaTek Mumbai, Maharashtra
...Design Engineer SAP Analyst Supply Chain Analyst Clinical Informatics Specialist What We Offer Targeted Placement: Strategic, high-volume promotion of your...
20 days ago in JobrapidoReport -
Lead DFT Engineer
ACL Digital Mumbai, Maharashtra
Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We...
30+ days ago in JobrapidoReport -
RTL Design Engineer (Mumbai)
new Quess Corp Mumbai, Maharashtra
Job Title: RTL Design Engineer Work Location: Hyderabad Experience: 5 Years Notice Period: Immediate (15 Days Max) RTL Quality Check. Perform RTL quality...
19 h 36 minutes ago in Kitjob_inReport -
Chip Lead (Mumbai)
new SiliconAuto India Mumbai, Maharashtra
...(STA) and power-performance-area (PPA) optimization UPF/CPF for low-power design Familiarity with design for manufacturability, test (DFT), and silicon debug.
19 h 20 minutes ago in Kitjob_inReport -
Soc Dft Lead (Mumbai)
SEMIFIVE Mumbai, Maharashtra
SoC DFT Lead / DFT Implementation LeadAbout SemifiveFounded in Seoul in 2019, SEMIFIVE is basing its foundation on Korea’s semiconductor design competency...
2 days ago in Kitjob_inReport -
Staff ASIC Engineer (Mumbai)
new ScaleFlux Mumbai, Maharashtra
...design teams to ensure power goals are met. Perform power analysis at RTL, gate-level, and post-layout stages. Optimize clock gating, power gating, DVFS, and
20 h 14 minutes ago in Kitjob_inReport
Receive alerts for this search