Vlsi design job offers in maharashtra

51-75 of 97 jobs

Sort by
Cities
  • Pune  18
  • Mumbai  13
  • Aurangabad  8
  • Dombivli  8
  • Nashik  8
  • Navi Mumbai  8
  • Kolhapur  7
  • Sangli  6
  • Solapur  6
  • Thane  6
Regions
  • Maharashtra  97
Profession
  • Designer  37
  • Design Engineer  22
  • Engineer  17
  • Manager  9
  • Senior Developer  3
  • Systems Engineer  2
  • C Developer  1
  • Development Manager  1
  • Embedded Software Engineer  1
  • Firmware Engineer  1
Distance
Company
  • jupiter  36
  • nxp semiconductors  9
Contract Type
  • Apprenticeship
  • Contractor
  • Graduate
  • Permanent
  • Temporary
  • Volunteer
Working hours
  • Full Time  1
  • Part Time
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Last day  0
  • Within the last 7 days  63

  • VC-611 Hardware design Developer 2 +

    Jupiter Dombivli, Maharashtra

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • Hardware design Developer 2 + | FE-485

    Jupiter Mumbai, Maharashtra

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • Hardware design Developer 2 + U-818

    Jupiter Amravati, Maharashtra  +1 Location

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • Hardware design Developer 2 + | RL-750

    Jupiter Nagpur, Maharashtra

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • [DC-163] | Hardware design Developer 2 +

    Jupiter Nashik, Maharashtra  +1 Location

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • Hardware design Developer 2 + - SN-786

    Jupiter Thane, Maharashtra

    ...with one more on the list below ■ System Verilog development ■ Verilog development ○ Experience with one or more on the list below ■ ASIC ■ VLSI ■ FPGA ■ SOC
    2 days ago in Kitjob_in

    Report

  • [U-722] Layout/mask Design Engineer 3

    Systech Aurangabad, Maharashtra  +1 Location

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • UR722 Layout/mask Design Engineer 3

    Systech Pune, Maharashtra  +1 Location

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/mask Design Engineer 3 SZM86

    Systech Aurangabad, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/Mask Design Engineer 3 | [CT36]

    Systech Corp Dombivli, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/Mask Design Engineer 3 HH502

    Systech Corp Navi Mumbai, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    3 days ago in Kitjob_in

    Report

  • KUH978 - Layout/mask Design Engineer 3

    Systech Dombivli, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/Mask Design Engineer 3 - (JV-222)

    Systech Corp Nashik, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • M137 | Layout/mask Design Engineer 3

    Systech Solapur, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • [XL-595] Layout/Mask Design Engineer 3

    Systech Corp Thane, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/Mask Design Engineer 3 | [TUQ-182]

    Systech Corp Dombivli, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    3 days ago in Kitjob_in

    Report

  • Layout/mask Design Engineer 3 | [WQ-194]

    Systech Dombivli, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • Layout/mask Design Engineer 3 KX325

    Systech Sangli, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • (M321) | Layout/Mask Design Engineer 3

    Systech Corp Mumbai, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    3 days ago in Kitjob_in

    Report

  • XNC048 - Layout/mask Design Engineer 3

    Systech Kolhapur, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • (G289) | Layout/mask Design Engineer 3

    Systech Nagpur, Maharashtra  +1 Location

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • QG763 - Layout/mask Design Engineer 3

    Systech Mumbai, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • (D703) Layout/mask Design Engineer 3

    Systech Nashik, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • (QSF-872) | Layout/Mask Design Engineer 3

    Systech Corp Solapur, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

  • (IWZ-445) Layout/mask Design Engineer 3

    Systech Amravati, Maharashtra

    Title: Lay/Mask Design Engineer Experience: 5yrs to 8yrs. Location: Hyderabad (Aquila) Interview Mode: F2F Primary Skills: TSMC 3nm Exp. Mandatory. NOTE...
    2 days ago in Kitjob_in

    Report

« Previous 1 2 3 4 Next »

Vlsi design job offers in maharashtra

Receive alerts for this search

Manage my alerts