Asic verilog design job offers in hyderabad, andhra pradesh
51-56 of 56 jobs
- Hyderabad 56
- Andhra Pradesh 56
- Design Engineer 18
- It Staff 13
- Engineer 10
- Asic Design Engineer 5
- Design Manager 1
- Director 1
- Electrical Design Engineer 1
- Software Engineer 1
- einfochips 1
- qualcomm 1
- quest global 1
- Apprenticeship
- Contractor
- Graduate
- Permanent
- Temporary
- Volunteer
- Full Time 18
- Part Time
- Last day 5
- Within the last 7 days 30
-
W-821 - Soc Verification Lead/ Staff Engineer
Eteros Technologies Hyderabad, Andhra Pradesh +2 locations
Eteros Technologies is looking for experienced ASIC Verification Design Engineers to join our team Looking only for Immediate joiners. We are seeking...
5 days ago in Kitjob_inReport -
Verification Lead | (QAJ883)
ACL Digital Hyderabad, Andhra Pradesh
...7+ years Location: HyderabadJob Description: Work as a member of a geographically distributed verification team to verify next-generation ASIC...
3 days ago in Kitjob_inReport -
(ME-638) | Verification Lead
ACL Digital Hyderabad, Andhra Pradesh
...7+ years Location: HyderabadJob Description: Work as a member of a geographically distributed verification team to verify next-generation ASIC...
3 days ago in Kitjob_inReport -
MTS IP Verification Engineer | YW499
Advanced Micro Devices Hyderabad, Andhra Pradesh
...ASIC and/or full custom chip development is required. Experience in block level NOC (Net work on Chip) verification is a plus. Verification Experience in...
2 days ago in Kitjob_inReport -
(I123) - FPGA Verification Team lead
Expert Executive Recruiters (EER Global) Hyderabad, Andhra Pradesh
...will plan and build a UVM SV environment and lead a team of verification engineers responsible for ensuring the functional verification of a full FPGA design...
3 days ago in Kitjob_inReport -
[F712] - Fpga Verification Team Lead
Expert Executive Recruiters (EER Global) Hyderabad, Andhra Pradesh
...will plan and build a UVM SV environment and lead a team of verification engineers responsible for ensuring the functional verification of a full FPGA design...
3 days ago in Kitjob_inReport
« Previous 1 2 3
Receive alerts for this search