Asic verilog design job offers in hyderabad, andhra pradesh

51-75 of 141 jobs

Sort by
Cities
  • Hyderabad  141
Regions
  • Andhra Pradesh  141
Profession
  • Design Engineer  44
  • Asic Design Engineer  27
  • Engineer  18
  • Design Manager  15
  • It Staff  8
  • Architect  6
  • Designer  2
  • Manager  2
  • Technical Lead  2
  • Technical Manager  2
Distance
Company
  • einfochips  11
  • qualcomm  1
Contract Type
  • Apprenticeship
  • Contractor
  • Graduate
  • Permanent  1
  • Temporary  1
  • Volunteer
Working hours
  • Full Time  32
  • Part Time
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Last day  30
  • Within the last 7 days  107

  • ASIC Design Engineer | (Z-372)

    Wipro Hyderabad, Andhra Pradesh

    Requirement Name: ASIC RTL / SoC RTL IP Design (IP RTL design targeted for SOC, Static checks, some basic protocols) Role: Senior Engineer / Technical Lead /...
    2 days ago in Kitjob_in

    Report

  • Asic Design Verification Lead | (OZ298)

    new eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    1 day ago in Kitjob_in

    Report

  • Asic Design Verification Lead [VHP302]

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • Asic Design Verification Lead | (GH569)

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • ASIC RTL Design Engineer | (XUS-655)

    ACL Digital Hyderabad, Andhra Pradesh

    RTL Design: Design and implement RTL code for ASICs in Verilog or SystemVerilog. Create high-quality, reusable, and maintainable RTL code for complex digital...
    2 days ago in Kitjob_in

    Report

  • ASIC RTL Design Engineer - [M-093]

    MosChip Hyderabad, Andhra Pradesh

    Required Skills. Experience in Logic design / RTL coding is a must. Experience is SoC design and integration for complex SoCs is a must. Experience in...
    2 days ago in Kitjob_in

    Report

  • Asic Design Verification Lead - (O-255)

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • Asic Design Verification Lead (KQS-989)

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • (Z-444) - Asic Design Verification Lead

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • Asic Design Verification Lead - (CCT-575)

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • Asic Rtl Engineer (AT-531)

    Wipro Hyderabad, Andhra Pradesh

    Requirement Name: ASIC RTL / SoC RTL IP Design (IP RTL design targeted for SOC, Static checks, some basic protocols) Role: Senior Engineer / Technical Lead /...
    2 days ago in Kitjob_in

    Report

  • [BUY544] - Asic Rtl Engineer

    new Wipro Hyderabad, Andhra Pradesh

    Requirement Name: ASIC RTL / SoC RTL IP Design (IP RTL design targeted for SOC, Static checks, some basic protocols) Role: Senior Engineer / Technical Lead /...
    1 day ago in Kitjob_in

    Report

  • [ORU826] | Asic Rtl Engineer

    Wipro Hyderabad, Andhra Pradesh

    Requirement Name: ASIC RTL / SoC RTL IP Design (IP RTL design targeted for SOC, Static checks, some basic protocols) Role: Senior Engineer / Technical Lead /...
    2 days ago in Kitjob_in

    Report

  • Asic Rtl Engineer | (VCX-263)

    Wipro Hyderabad, Andhra Pradesh

    Requirement Name: ASIC RTL / SoC RTL IP Design (IP RTL design targeted for SOC, Static checks, some basic protocols) Role: Senior Engineer / Technical Lead /...
    2 days ago in Kitjob_in

    Report

  • ASIC Verification Technical Manager - N56

    eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    2 days ago in Kitjob_in

    Report

  • ASIC Verification Technical Manager - [LN-361]

    new eInfochips Hyderabad, Andhra Pradesh

    JOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Technical Lead – ASIC Design Verification LOCATION: Hyderabad/Bangalore/Chennai/Ahmedabad POSITION...
    1 day ago in Kitjob_in

    Report

  • Design Verification Engineer - (POL281)

    Aion Silicon Hyderabad, Andhra Pradesh

    ...architecture design and hands-on experience with System Verilog, UVM, ABV, and constrained random verification. Experience with psl, sva, e, vmm, ovm.
    2 days ago in Kitjob_in

    Report

  • Design Verification Engineer | S316

    Aion Silicon Hyderabad, Andhra Pradesh

    ...and hands-on experience with System Verilog, UVM, ABV, and constrained random verification. Experience with psl, sva, e, vmm, ovm. Familiarity with formal
    2 days ago in Kitjob_in

    Report

  • R909 Design Verification Engineer

    Aion Silicon Hyderabad, Andhra Pradesh

    ...architecture design and hands-on experience with System Verilog, UVM, ABV, and constrained random verification. Experience with psl, sva, e, vmm, ovm.
    2 days ago in Kitjob_in

    Report

  • RSF608 | Design Verification Engineer

    Aion Silicon Hyderabad, Andhra Pradesh

    ...and hands-on experience with System Verilog, UVM, ABV, and constrained random verification. Experience with psl, sva, e, vmm, ovm. Familiarity with formal
    2 days ago in Kitjob_in

    Report

  • Senior Design Verification Engineer - A-145

    BITSILICA Hyderabad, Andhra Pradesh

    Over 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System...
    2 days ago in Kitjob_in

    Report

  • Senior Design Verification Engineer | [VVV236]

    BITSILICA Hyderabad, Andhra Pradesh

    Over 8 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System...
    2 days ago in Kitjob_in

    Report

  • Senior Design Verification Engineer | MO773

    BITSILICA Hyderabad, Andhra Pradesh

    Over 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System...
    2 days ago in Kitjob_in

    Report

  • Rtl Design Lead /Manager (WKS872)

    BITSILICA Hyderabad, Andhra Pradesh

    Job Summary: We are looking for a highly experienced RTL Design Lead to drive the architecture, micro-architecture, and RTL development of digital IP/SoC...
    2 days ago in Kitjob_in

    Report

  • Rtl Design Lead /Manager | (G265)

    new BITSILICA Hyderabad, Andhra Pradesh

    Job Summary: We are looking for a highly experienced RTL Design Lead to drive the architecture, micro-architecture, and RTL development of digital IP/SoC...
    1 day ago in Kitjob_in

    Report

« Previous 1 2 3 4 5 6 Next »

Asic verilog design job offers in hyderabad, andhra pradesh

Receive alerts for this search

Manage my alerts